Pipeline
Browse Jobs
Sign inSign up
Pipeline
Browse jobsSign inContactTermsPrivacyCookiesPreferences
Logos provided by Logo.dev

© 2026 Pipeline. All rights reserved.

  1. Home
  2. Jobs
  3. Program Management
  4. Silicon Technical Program Manager
Astera Labs logo

Astera Labs

Silicon Technical Program Manager at Astera Labs

Tel Aviv-Yafo, Tel Aviv District, IsraelFull-timeProgram ManagementPosted 9 days ago
Apply with Pipeline→

About the Role

<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p><strong>Role Overview</strong></p> <p>Astera Labs is establishing a strategic R&amp;D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a visionary <strong>Silicon Technical Program Manager&nbsp;&nbsp;</strong>to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, leading the physical implementation strategy for chips that power the world's largest AI clusters.</p> <p></p> <p data-path-to-node="3">As an&nbsp;Technical Program Manager, you will be the key architect of our silicon’s operational reality. You won’t just track timelines - you will help establish our local execution culture and technical standards, owning the cross-functional journey of transforming complex logic into high-performance silicon.</p> <p></p> <p><strong>Key Responsibilities</strong></p> <ul type="disc"> <li class="x_MsoNormal">Drive and manage ASIC development and subsystems from concept through to production in collaboration with internal teams and external vendors.</li> <li class="x_MsoNormal">Provide hands-on program management throughout the full development cycle of silicon and firmware, including concept, design, development, fabrication, validation, and production release.</li> <li class="x_MsoNormal">Work closely with the software, hardware, and architecture teams to align with product requirements and ensure all constraints are met.</li> <li class="x_MsoNormal">Lead process improvements across multiple teams and functions to drive better collaboration and efficiency.</li> <li class="x_MsoNormal">Independently manage complex projects with minimal supervision, ensuring timelines and milestones are met.</li> <li class="x_MsoNormal">Deliver high-quality ASIC solutions products while collaborating with product management and architecture teams.</li> </ul> <p><strong>Basic Qualifications</strong></p> <ul type="disc"> <li class="x_MsoNormal"><span data-olk-copy-source="MessageBody">Bachelor's degree in Computer Science, Electrical Engineering, or a related technical field</span></li> <li class="x_MsoNormal">8+ years of experience in ASIC development and 3+ years in Program or Product Management or Technical/Engineering management</li> <li class="x_MsoNormal">Proven leadership skills, with the ability to manage projects from technical details to the big picture</li> <li class="x_MsoNormal">Experience in managing ASIC design flow, RTL, synthesis, functional verification, and physical layout</li> <li class="x_MsoNormal">Experience in pre-silicon testing (Emulation, FPGA) and post-silicon validation is preferred</li> <li class="x_MsoNormal">Excel in interpersonal communication, relationship building, and collaboration within cross-functional teams</li> <li class="x_MsoNormal">Excellent organizational and leadership skills, and are capable of multitasking in a fast-paced environment</li> </ul> <p><strong>Preferred Qualifications</strong></p> <ul type="disc"> <li class="x_MsoNormal"><span data-olk-copy-source="MessageBody">Familiarity with Networking technologies and concepts</span></li> <li class="x_MsoNormal">Excellent strategic planning and communication skills, with a self-motivated focus on execution</li> </ul> <p>&nbsp;</p><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>

Related Roles

  • Senior Principal Engineering Program Manager

    Astera Labs

    San Jose, California, United States
  • Category Sourcing Manager – Capital Equipment & IT (6-Month Contract)

    Astera Labs

    San Jose, California, United States
  • Senior Embedded Software Engineer - Ethernet Retimers

    Astera Labs

    San Jose, California, United States
  • Data Analytics Engineer

    Astera Labs

    San Jose, California, United States
  • Optical Test Engineering, Senior Director

    Astera Labs

    San Jose, California, United States
  • Finance and Administration Intern (Part-Time, Germany 2026)

    Astera Labs

    Aachen, North Rhine-Westphalia, Germany