
Antenna Intern (Fall 2026) at Astranis
San FranciscoInternshipPayload InternshipsPosted 9 days ago
About the Role
<div class="content-intro"><p>Astranis builds advanced satellites for high orbits, expanding humanity’s reach into the solar system. Today, Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe— large enterprises, sovereign governments, and the US military. With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts.<br><br>Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization. Astranis has raised over $750 million from some of the world’s best investors, from Andreessen Horowitz to Blackrock and Fidelity, and employs a team of 450 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA.</p></div><h4><span style="font-family: helvetica, arial, sans-serif;"><strong>Antenna Intern (Fall 2026)</strong></span></h4>
<p><span style="font-family: helvetica, arial, sans-serif;">Internships at Astranis typically last for twelve weeks, and are hourly roles designed for students who are currently enrolled at a four-year university. </span></p>
<p><span style="font-family: helvetica, arial, sans-serif;">As an Antenna Intern, you will work closely with mechanical, thermal, and payload system engineers to design, build and test antenna systems for ongoing and next-generation satellite payloads. </span></p>
<p><span style="font-family: helvetica, arial, sans-serif;"><strong>Role</strong></span></p>
<ul>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Leverage cutting-edge design tools to realize high-performance communications antenna systems with on-orbit flexibility to meet evolving customer demand.</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Work with vendors to design and procure antenna and RF components and validate their performance through anechoic chamber testing.</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Co-design antenna components and systems in conjunction with other technical disciplines, including Mechanical/Structural/Thermal/Payload Systems.</span></li>
</ul>
<p><span style="font-family: helvetica, arial, sans-serif;"><strong>Requirements</strong></span></p>
<ul>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Fundamental understanding of electromagnetics, including antenna fundamentals, impedance matching, transmission lines, and circuit matching.</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Experience measuring components using vector network analyzers, spectrum analyzers, and signal sources.</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Demonstrated ability to solve engineering challenges in innovative and creative ways.</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Capable of using industry-standard design tools such as CST, HFSS, or TICRA and scripting to solve engineering problems using Matlab or Python.</span></li>
</ul>
<p><span style="font-family: helvetica, arial, sans-serif;"><strong>Bonus</strong></span></p>
<ul>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Experience with 3D printing (Direct Metal Laser Sintering and Fused Deposition Modeling).</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Experience with link budget and system calculations including EIRP, noise figure, and G/T.</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Experience designing waveguide components (OMT, MUX, diplexer, filters, polarizers, etc).</span></li>
<li style="font-family: helvetica, arial, sans-serif;"><span style="font-family: helvetica, arial, sans-serif;">Experience with reflectors.</span></li>
</ul><div class="content-pay-transparency"><div class="pay-input"><div class="description"><div>The base pay for this position is $29.00 per hour.</div></div><div class="title">Base Hourly Pay</div><div class="pay-range"><span>$29</span><span class="divider">—</span><span>$29 USD</span></div></div></div><div class="content-conclusion"><div><strong>U.S. Citizenship, Lawful Permanent Residency, or Refugee/Asylee Status Required</strong></div>
<div>(To comply with U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the United States, or other protected individual as defined by 8 U.S.C. 1324b(a)(3))</div>
<div> </div>
<div>Our mission and our products are meant to connect the world and everyone in it, regardless of gender, race, creed, or any other distinction. We believe in a diverse and inclusive workplace, and we encourage all people to join our team and bring their unique perspective to help make us stronger.</div></div>
Related Roles
Communications/DSP Intern (Fall 2026)
Astranis
San FranciscoCommunications/DSP Associate Engineer (Fall 2026)
Astranis
San FranciscoFPGA Intern (Fall 2026)
Astranis
San FranciscoFPGA Associate (Fall 2026)
Astranis
San FranciscoHardware Design Associate, Software Defined Radio Team (Summer 2026)
Astranis
San FranciscoHardware Design Intern, Software Defined Radio Team (Summer 2026)
Astranis
San Francisco