Principal Product Applications Engineer - Scorpio at Astera Labs

<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p>&nbsp;</p> <p><strong>Role Overview</strong></p> <p>Astera Labs is redefining the fabric of AI infrastructure with our Scorpio Smart Fabric Switches — purpose-built silicon that connects GPUs, CPUs, and accelerators at rack scale. As a Principal Product Applications Engineer on the Scorpio team, you will be the technical face of our switching portfolio to the world's leading hyperscalers, AI system builders, and platform partners, guiding them from first evaluation through production deployment.</p> <p>This is a high-impact, customer-facing role at the center of one of the fastest-growing categories in semiconductors. You will lead customer system design-in and Scorpio-related debug, develop customer-facing collateral, lead cross-functional Scorpio-related initiatives, and drive and validate new features across PCIe Gen 6 / Gen 7 &amp; UALink platforms — directly influencing the roadmap of a hyper-growth company powering the next generation of AI compute.</p> <p><strong>Key Responsibilities</strong></p> <ul> <li><strong>Customer Enablement</strong> <ul> <li>Lead technical engagements with hyperscalers, ODMs, and AI system partners from architecture discussions through design-in and evaluation</li> <li>Own on-site and remote bring-up, debug, and performance tuning of Scorpio-based platforms at customer sites</li> <li>Translate customer requirements into actionable feedback for product, silicon, and firmware teams</li> </ul> </li> <li><strong>Post-Silicon Validation &amp; System Integration</strong> <ul> <li>Influence post-silicon validation plans and execute system-level integration on next-generation switching platforms</li> <li>Debug complex multi-domain issues spanning protocol (UALink, UCIe, PCIe Gen 6/7), signal integrity, firmware, and software stacks</li> <li>Partner with hardware, firmware, and SI/PI teams to root-cause issues and deliver production-ready solutions</li> </ul> </li> <li><strong>Technical Leadership &amp; Cross-Functional Influence</strong> <ul> <li>Serve as the go-to Scorpio applications expert across sales, marketing, product, and engineering</li> <li>Mentor junior applications engineers and represent Astera Labs at industry forums, standards bodies, and customer executive reviews</li> <li>Author white papers, technical collateral, and training materials that scale the team's impact</li> </ul> </li> </ul> <p><strong>Basic Qualifications</strong></p> <ul> <li>Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field</li> <li>8+ years of experience in product applications, systems engineering, or post-silicon validation on high-speed connectivity or networking silicon</li> <li>Strong understanding of the physical layer and high-speed serial interfaces (PCIe, Ethernet, UALink, UCIe, or similar)</li> <li>Hands-on experience with lab bring-up, debug, and system-level integration — including scopes, BERTs, and protocol analyzers</li> <li>Proven track record engaging directly with hyperscaler, cloud, or Tier-1 OEM/ODM customers on complex technical deployments</li> <li>Excellent communication skills with the ability to translate deep technical detail into clear customer-facing narratives</li> </ul> <p><strong>Preferred Qualifications</strong></p> <ul> <li>MS or PhD in Electrical Engineering, Computer Engineering, or a related field</li> <li>Direct experience with PCIe Gen 6 / Gen 7, UALink, or UCIe protocols and compliance testing</li> <li>Familiarity with AI/ML rack-scale architectures, GPU fabrics, and accelerator interconnects</li> <li>Scripting and automation experience (Python, shell) for validation and diagnostics</li> <li>Background contributing to standards bodies (PCI-SIG, UALink Consortium, UCIe) or authoring technical publications</li> </ul> <p class="p8i6j01 paragraph">Salary range is $165,000 to $210,000 CAN depending on experience, level, and business need. This role may be eligible for discretionary bonuses, incentives, and benefits.</p> <p>&nbsp;</p><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>