Senior System Validation Engineer at Astera Labs

<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p></p> <div><strong data-olk-copy-source="MessageBody">Senior System Validation Engineer</strong></div> <div>Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with&nbsp;hyperscalers&nbsp;and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet,&nbsp;NVLink, PCIe®, and&nbsp;UALink™ technologies with the company’s COSMOS software suite to enable scalable, high-performance AI infrastructure. Discover more at&nbsp;<a id="OWA1d3a285d-f092-710c-9443-4856a949c8ea" href="https://nam02.safelinks.protection.outlook.com/?url=http%3A%2F%2Fwww.asteralabs.com%2F&amp;data=05%7C02%7CGili.Neuman%40asteralabs.com%7C9c22a8a76b544a0127ed08df12f3fa29%7Cf47c88fd08a94016b4883f361c03ff2e%7C0%7C0%7C639250511223132752%7CUnknown%7CTWFpbGZsb3d8eyJFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsIlAiOiJXaW4zMiIsIkFOIjoiTWFpbCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&amp;sdata=E5o%2F2Jk1hYGW7AkhtrbaiF%2FbthbTmKer1cJS8vWE9eQ%3D&amp;reserved=0" data-auth="NotApplicable" data-linkindex="0"><u>www.asteralabs.com</u></a>.</div> <div><strong>Overview:</strong></div> <div>Astera Labs is seeking a motivated Senior System Validation Engineer to join our growing post-silicon validation team in Israel and support next-generation connectivity products for AI and data-center&nbsp;applications.</div> <div>In this role, you will perform system-level post-silicon validation, characterization, and debug across silicon, hardware, firmware, and software. You will support silicon bring-up and PVT/corner testing, develop and execute functional and system validation tests,&nbsp;analyze&nbsp;results, and work with cross-functional teams to identify and resolve complex system issues.</div> <div>This is a highly hands-on lab position. The primary location is&nbsp;<strong>Haifa</strong>, with temporary support at the&nbsp;<strong>Ramat Gan</strong>&nbsp;lab as needed.</div> <div><strong>Key Responsibilities:</strong></div> <ul> <li> <div>Develop and execute post-silicon functional and system validation from silicon bring-up through production readiness.</div> </li> <li> <div>Run PVT, silicon corner, stress, characterization, and qualification testing across a wide range of operating conditions.</div> </li> <li> <div>Develop validation tests to verify functionality, performance, stability, power, and operating margins.</div> </li> <li> <div>Debug issues across silicon, hardware, firmware, drivers, and system software.</div> </li> <li> <div>Validate high-speed interfaces such as PCIe, CXL, Ethernet/SerDes, and DDR, as well as common system interfaces.</div> </li> <li> <div>Develop Python scripts and automation to improve validation coverage, regression, and test efficiency.</div> </li> <li> <div>Analyze&nbsp;validation data, identify issues and trends, and drive problems to root cause and closure.</div> </li> <li> <div>Work closely with hardware, architecture, firmware, software, design, and DV teams to investigate and resolve issues.</div> </li> <li> <div>Support the transition of new silicon from initial bring-up to a qualified, production-ready product.</div> </li> <li> <div>Operate system platforms and laboratory equipment to support validation and debug.</div> </li> <li> <div>Document test results, issues, root cause, and recommendations and communicate findings clearly.</div> </li> </ul> <div><strong>Basic Qualifications:</strong></div> <ul> <li> <div>B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, Computer Science, or a related field.</div> </li> <li> <div>6+ years of experience in post-silicon, system, hardware, or product validation.</div> </li> <li> <div>Hands-on experience with SoC/silicon bring-up, functional validation, and system-level debug.</div> </li> <li> <div>Experience developing and executing validation plans, test cases, and characterization experiments.</div> </li> <li> <div>Strong Python scripting and test automation skills.</div> </li> <li> <div>Strong hardware debugging, analytical, and problem-solving skills with the ability to work independently.</div> </li> <li> <div>Experience debugging issues across hardware, firmware, and software.</div> </li> <li> <div>Experience validating high-speed interfaces such as PCIe, Ethernet, SerDes, CXL, or DDR.</div> </li> <li> <div>Hands-on experience working in a hardware or system validation laboratory.</div> </li> <li> <div>Strong communication and cross-functional collaboration skills.</div> </li> </ul> <div><strong>Preferred Qualifications:</strong></div> <ul> <li> <div>Experience with PVT validation, silicon corner testing, characterization, qualification, and margin analysis.</div> </li> <li> <div>Experience with server, storage, networking, or AI infrastructure products.</div> </li> <li> <div>Familiarity with PCIe/CXL architecture and high-speed SerDes technologies.</div> </li> <li> <div>Experience with oscilloscopes,&nbsp;BERTs, protocol&nbsp;analyzers, traffic generators, or similar lab equipment.</div> </li> <li> <div>Working knowledge of Python, firmware, Linux, and system-level software debugging.</div> </li> <li> <div>Experience developing automated validation and regression environments.</div> </li> <li> <div>Familiarity with Git and software development practices.</div> </li> <li> <div>Experience with pre-silicon validation, emulation, or hardware prototyping.</div> </li> <li> <div>Experience with system performance, throughput, latency, power, and stability testing.</div> </li> </ul> <p></p><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>