
System Validation Engineer (Various Levels) at Astera Labs
Vancouver, BC, CanadaFull-timeSoftware EngineeringPosted 17 days ago
About the Role
<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p><strong>Role Overview </strong></p>
<p>Astera Labs is seeking <strong>System Validation Engineers across multiple levels</strong> to lead post‑silicon bring‑up and system validation for high‑performance PCIe and CXL memory expansion products used in AI and cloud data centers. You will design and execute validation plans, automate data‑centric test flows, drive root‑cause investigations across silicon, firmware, hardware, and systems, and work directly with customers to validate real world performance and interoperability. </p>
<p><strong>This role is based in our Vancouver office</strong>, which is a strategic growth hub for Astera Labs' validation team. You'll have the opportunity to be a foundational member of this expanding site while collaborating closely with our core team in San Jose. This is a unique chance to help shape the team's culture, processes, and technical direction as we scale our validation capabilities to meet surging demand for AI infrastructure connectivity. </p>
<p><strong>What Success Looks Like: </strong></p>
<ul>
<li>New silicon and platforms brought up on schedule with reproducible validation results </li>
<li>Automated test suites that reduce manual effort and provide clear pass/fail and performance metrics </li>
<li>Rapid, data-backed root-cause resolution of system issues and strong customer satisfaction during integration </li>
</ul>
<p><strong>Key Responsibilities </strong></p>
<ul>
<li>Validation Planning & Strategy </li>
<li>Create comprehensive validation plans for AI fabric switch products covering functionality, performance, reliability, and interoperability </li>
<li>Contribute to compliance testing strategies and adapt consortium test cases for execution from x86 and ARM platforms </li>
<li>Produce clear, data-driven validation reports and status updates for internal stakeholders and customers </li>
<li>Silicon & System Bring-Up </li>
<li>Lead silicon and platform bring-up activities, verify boot and runtime behavior on x86 and ARM systems </li>
<li>Ensure timely readiness for customer engagements and product launches </li>
<li>Debug complex issues across PCIe, CXL, NVMe, Ethernet, firmware, and hardware layers using protocol analyzers, logic analyzers, and CPU-based tool suites </li>
<li>Test Automation & Infrastructure </li>
<li>Develop robust, repeatable automation for IC and board testing with emphasis on execution efficiency, data collection, analysis, and automated reporting </li>
<li>Design experiments to root-cause unexpected behavior and report results and specification compliance in an automated fashion </li>
<li>Customer & Cross-Functional Collaboration </li>
<li>Collaborate directly with customers to capture system requirements, reproduce customer scenarios, and demonstrate product capabilities </li>
<li>Drive cross-functional root-cause analysis with silicon, firmware, hardware, and system teams and document findings and corrective actions </li>
</ul>
<p><strong>Basic Qualifications </strong></p>
<ul>
<li>Bachelor's degree in Electrical Engineering, Computer Engineering, or related field </li>
<li>2-12+ years of experience supporting or developing complex SoC or silicon products for server, storage, or networking domains (level dependent) </li>
<li>Working understanding of x86 and ARM architectures and UEFI/Linux boot sequences </li>
<li>Solid grasp of high-speed signaling principles </li>
<li>Hands-on experience with high-speed protocols such as PCIe, CXL, NVMe, or Ethernet </li>
<li>Proven experience in silicon and system bring-up, validation, and debug in lab and customer environments </li>
<li>Strong Python automation skills for bench control, test orchestration, data analysis, and reporting </li>
<li>Experience with lab equipment including protocol analyzers, logic analyzers, in-circuit debuggers, and CPU-based tool suites </li>
<li>Strong prioritization, planning, and independent execution skills with a customer-focused mindset </li>
</ul>
<p><strong>Preferred Qualifications </strong></p>
<ul>
<li>Master's degree in Electrical Engineering, Computer Engineering, or related field </li>
<li>Working knowledge of C or C++ for embedded firmware and device drivers </li>
<li>Familiarity with PCIe compliance standards and experience adapting consortium tests for platform execution </li>
<li>Advanced understanding of memory architectures, high-speed signaling, and system boot flows </li>
<li>Track record of influencing cross-functional teams and navigating complex matrixed organizations </li>
<li>Entrepreneurial, can-do attitude with ability to think and act with the customer in mind </li>
</ul>
<p>The base salary range for this role is $125,000 - $290,000 CAD depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits. </p><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>
Related Roles
Lead Firmware Engineer
Astera Labs
Shanghai Shi, ChinaPrincipal System Validation Engineer – SerDes/Ethernet (PAM4)
Astera Labs
San Jose, California, United StatesSenior Principal System Validation Engineer
Astera Labs
San Jose, California, United StatesPrincipal Embedded Software Engineer - Ethernet Retimers
Astera Labs
San Jose, United StatesDirector of System Validation Engineering
Astera Labs
San Jose, CADirector, Firmware Engineering
Astera Labs
Shanghai Shi, China