
Principal Power and Board Design Engineer at Astera Labs
San Jose, CA Full-timeHardware EngineeringPosted 17 days ago
About the Role
<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p data-renderer-start-pos="2479"><strong data-renderer-mark="true">Principal Power and Board Design Engineer </strong></p>
<p data-renderer-start-pos="2479"><strong data-renderer-mark="true">Overview:</strong><br>We are seeking a highly skilled and experienced Power and Board Design Engineer to join our team. In this role, you will be responsible for designing and optimizing power delivery systems for our <span data-highlighted="true" data-vc="highlighted-text">ASIC</span> products, ensuring robust power integrity, and developing board-level designs. Your expertise will be crucial in selecting power components, collaborating with vendors, and utilizing industry-leading tools to deliver high-performance solutions.</p>
<p data-renderer-start-pos="2936"><strong data-renderer-mark="true">Key Responsibilities:</strong></p>
<ul class="ak-ul" data-indent-level="1">
<li>
<p data-renderer-start-pos="2961">Develop and optimize power conversion circuits, including <span data-highlighted="true" data-vc="highlighted-text"><span class="_kqswh2mm"><span class="_5pioz8co _189eyh40 _1il9buyh _19lcevot _d0altlke" data-testid="definition-highlighter">DC-DC</span></span></span> converters, voltage regulators, and power modules.</p>
</li>
<li>
<p data-renderer-start-pos="3079">Design and optimize power delivery for ASICs, ensuring stable voltage and current distribution across the board. Address power integrity challenges such as voltage ripple, noise, and impedance mismatches.</p>
</li>
<li>
<p data-renderer-start-pos="3287">Develop and implement board-level designs, to meet electrical and mechanical requirements with a deep understanding of <span data-highlighted="true" data-vc="highlighted-text"><span class="_kqswh2mm"><span class="_5pioz8co _189eyh40 _1il9buyh _19lcevot _d0altlke" data-testid="definition-highlighter">PCB</span></span></span> layout rules and constraints.</p>
</li>
<li>
<p data-renderer-start-pos="3443">Implement thermal solutions to maintain optimal operating temperatures for components.</p>
</li>
<li>
<p data-renderer-start-pos="3533">Evaluate and select appropriate power components, such as voltage regulators, capacitors, and inductors, ensuring they meet performance, thermal, and reliability specifications. Also will be asked to do the same evaluation on overall system level design components.</p>
</li>
<li>
<p data-renderer-start-pos="3802">Work closely with component vendors to identify and source the best power solutions, ensuring compatibility with our <span data-highlighted="true" data-vc="highlighted-text">ASIC</span> designs and meeting quality standards.</p>
</li>
<li>
<p data-renderer-start-pos="3966">Work closely with cross-functional teams, including firmware, mechanical, and validation engineers, to integrate designs into complete systems.</p>
</li>
<li>
<p data-renderer-start-pos="4113">Generate and maintain comprehensive design documentation, including, Specifications, schematics and BOMs.</p>
</li>
<li>
<p data-renderer-start-pos="4222">Conduct thorough debugging and analysis of power-related or system level issue utilizing lab equipment such as oscilloscopes and power analyzers to identify and resolve problems.</p>
</li>
</ul>
<p data-renderer-start-pos="4404"><strong data-renderer-mark="true">Qualifications:</strong></p>
<ul class="ak-ul" data-indent-level="1">
<li>
<p data-renderer-start-pos="4423"><strong data-renderer-mark="true">Education:</strong> Bachelor’s or Master’s degree in electrical engineering or a related field.</p>
</li>
<li>
<p data-renderer-start-pos="4513"><strong data-renderer-mark="true">Experience:</strong> 8-10 years of experience in power and board design engineering, with a focus on <span data-highlighted="true" data-vc="highlighted-text">ASIC</span> or high-speed digital designs.</p>
</li>
<li>
<p data-renderer-start-pos="4644"><strong data-renderer-mark="true">Technical Skills:</strong></p>
<ul class="ak-ul" data-indent-level="2">
<li>
<p data-renderer-start-pos="4665">Proficiency in Cadence <span data-highlighted="true" data-vc="highlighted-text"><span class="_kqswh2mm"><span class="_5pioz8co _189eyh40 _1il9buyh _19lcevot _d0altlke" data-testid="definition-highlighter">OrCAD</span></span></span> and Allegro for schematic capture and <span data-highlighted="true" data-vc="highlighted-text">PCB</span> layout.</p>
</li>
<li>
<p data-renderer-start-pos="4747">Strong understanding of power integrity principles and techniques.</p>
</li>
<li>
<p data-renderer-start-pos="4817">Experience with power component selection and vendor collaboration.</p>
</li>
<li>
<p data-renderer-start-pos="4888">Hands-on experience with debugging power-related issues using lab equipment.</p>
</li>
</ul>
</li>
<li>
<p data-renderer-start-pos="4970"><strong data-renderer-mark="true">Soft Skills:</strong></p>
<ul class="ak-ul" data-indent-level="2">
<li>
<p data-renderer-start-pos="4986">Excellent problem-solving and analytical skills.</p>
</li>
<li>
<p data-renderer-start-pos="5038">Strong communication and teamwork abilities.</p>
</li>
<li>
<p data-renderer-start-pos="5086">Ability to work in a fast-paced, collaborative environment.</p>
</li>
</ul>
</li>
</ul>
<p data-renderer-start-pos="5151"><strong data-renderer-mark="true">Preferred Qualifications:</strong></p>
<ul class="ak-ul" data-indent-level="1">
<li>
<p data-renderer-start-pos="5180">Experience with high-speed interfaces such as PCIe, <span data-highlighted="true" data-vc="highlighted-text"><span class="_kqswh2mm"><span class="_5pioz8co _189eyh40 _1il9buyh _19lcevot _d0altlke" data-testid="definition-highlighter">DDR</span></span></span>, and USB.</p>
</li>
<li>
<p data-renderer-start-pos="5249">Familiarity with electromagnetic interference (<span data-highlighted="true" data-vc="highlighted-text"><span class="_kqswh2mm"><span class="_5pioz8co _189eyh40 _1il9buyh _19lcevot _d0altlke" data-testid="definition-highlighter">EMI</span></span></span>) and electromagnetic compatibility (<span data-highlighted="true" data-vc="highlighted-text"><span class="_kqswh2mm"><span class="_5pioz8co _189eyh40 _1il9buyh _19lcevot _d0altlke" data-testid="definition-highlighter">EMC</span></span></span>) considerations.</p>
</li>
<li>
<p data-renderer-start-pos="5360">Familiarity with Design for Manufacturability (DFM) considerations.</p>
</li>
<li>
<p data-renderer-start-pos="5431">Experience in thermal management and reliability analysis.</p>
</li>
</ul>
<p data-renderer-start-pos="5493"><strong data-renderer-mark="true">Why Join Us:</strong></p>
<ul class="ak-ul" data-indent-level="1">
<li>
<p data-renderer-start-pos="5509">Work on cutting-edge <span data-highlighted="true" data-vc="highlighted-text">ASIC</span> designs in a collaborative and innovative environment.</p>
</li>
<li>
<p data-renderer-start-pos="5593">Opportunity to influence power design strategies and contribute to product success.</p>
</li>
<li>
<p data-renderer-start-pos="5680">Access to state-of-the-art tools and resources to enhance your skills and career growth.</p>
</li>
</ul>
<p data-renderer-start-pos="5772">If you are passionate about power and board design engineering and meet the qualifications outlined above, we encourage you to apply and become a key contributor to our team.</p>
<p>Base pay range for this role is $209,000 - $230,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. </p><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>
Related Roles
Senior Silicon Validation Engineer (DDR Memory)
Astera Labs
San Jose, California, United StatesPrincipal Silicon Validation Engineer, SerDes/PAM4
Astera Labs
San Jose, California, United StatesPrincipal Silicon Validation Engineer
Astera Labs
San Jose, CASenior/Tech Lead Silicon Validation Engineer
Astera Labs
San Jose, United StatesHardware Diagnostics Senior Engineer
Astera Labs
San Jose, CAHardware Lab Assistant - Contract (Late Shift)
Astera Labs
San Jose, California, United States